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Abstract
The goal of this work was to design a pipeline analog to digital converter that can be calibrated and corrected
in the digital domain. The scope of this work included the design, simulation and layout of major analog
design blocks. The design uses an open loop gain stage to reduce power consumption, increase speed and
relax small process size design requirements. These nonlinearities are corrected using a digital correction
algorithm implemented in MATLAB.
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Chapter 1
Introduction
Analog to digital converters are vital to many modern systems that require the integration of analog signals
with digital systems. These applications can range from music recording to communications applications to
medical instrumentation. [4] These converters are implemented using a variety of architectures, sizes and
speeds. The demand for smaller, faster, lower power converters has led to the investigation of alternative
ADC design techniques. As CMOS technologies improve and smaller process sizes lead to an increase in the
implementation of digital signal processing, the potential for digital correction and calibration of ADCs has
emerged. [12]
The goal of this work was to design a pipeline analog to digital converter that can be calibrated and
corrected in the digital domain. The ADC was designed for use in a split ADC architecture for calibration.
This design builds on previous work that uses a split ADC architecture on a design with non linear gain and
extends this concept into the pipeline architecture.
The design features a nonlinear open loop gain stage. Using this open loop stage reduces power con-
sumption and increases speed over its closed loop counterpart. It also signiﬁcantly simpliﬁes the design of
the ampliﬁer. The nonlinearities in the gain stage can be corrected using a digital calibration algorithm that
has low power and space requirements. This transfers the design complexity from the analog domain to the
digital domain, which is extremely desirable in smaller process sizes.
The scope of this work included the design, simulation and layout of major design blocks. The functional
blocks were also combined to simulate full conversions. The results from these simulations were corrected
using a digital correction algorithm adapted from previous work on a cyclic ADC. The results of this work
are competitive with other pipeline ADC designs described in literature.
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Chapter 2
Background
Analog-to-digital converters (ADCs) provide a link between the analog signals of the real world and the world
of digital signal and data processing. Figure 2.1 shows the basic concept of an analog to digital converter:
a continuous analog signal input is converted to a discrete digital signal at the output. This digital output
can then be processed by a digital system such as a processor or an FPGA.
ADC
Figure 2.1: Analog-to-Digital Converter
The rapid growth and improvement of digital processing systems has led to more processing being im-
plemented in the digital domain. Decreasing process sizes mean increased numbers of logic gates in a given
space. The computational power of a digital system increases with the number of logic gates. Digital pro-
cessing can often oﬀer advantages in design ﬂexibility. An FPGA, for example, allows for digital hardware
designs to be reconﬁgured to suit changing system needs. In order to take advantage of these digital process-
ing systems, however, real world analog signals must be converted into digital signals. As its name implies,
an analog to digital converter ﬁlls this need.
ADCs can be designed with a variety of architectures depending on the requirements for the device. Some
of these architectures also include calibration methods to improve the ADC's performance. This section will
introduce ADC concepts and architecture types and calibration.
2.1 Sampling
One of the fundamental parts of an analog to digital converter is a sampling component. In order for a
continuous time analog signal to be converted to a discrete time signal, the analog signal must be sampled in
time. Figure 2.2a shows a signal vin being sampled every time Ts. Equivalently, the signal is being sampled
at a frequency fs. Ideally, the sampled input will be a series of impulses, shown in Figure 2.2b, with time
spacing Ts and an amplitude determined by the value of the input signal at time nTs, where n is an integer.
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Figure 2.2: Sampling
Choosing a sampling frequency to ensure that the sampled signal contains suﬃcient information about
the original signal and prevents aliasing can be done based on the Nyquist-Shannon sampling theorem. That
is, if the sampling frequency
fs > 2Bsignal (2.1)
then the signal can be fully recovered. This holds as long as the samples are not restricted to discrete y values
as they are in a digital signal. The discrete behavior of the y values introduces errors due to quantization
[5].
Analog-to-digital converters can be categorized into two major categories based on their sampling fre-
quencies: oversampling and Nyquist converters.
2.1.1 Oversampling Converter
Oversampling converters are characterized by a sampling frequency much higher than the Nyquist rate. This
high sampling rate causes larger spacing in the signal spectrum, ideally preventing the overlap of samples
in the spectrum that leads to aliasing eﬀects. These converters are typically used when high accuracy is
required and a reduction in the eﬀects of aliasing is desired, such as in bandlimited signals like music. The
design trade-oﬀ for the accuracy is a lower throughput. These converters also require a large number of
samples to perform a single conversion. [4]
2.1.2 Nyquist Converters
Nyquist converters can process signals up to one half of the sampling frequency. This is in accordance with
the Nyquist theorem that the sampling frequency must be at least twice the bandwidth of the signal in order
to recover the information from the original signal. That is
fs = 2 ∗Bandwidthinputsignal (2.2)
These converters have higher throughput than oversampling converters. The trade-oﬀ made for this speed is
a reduced accuracy. Some Nyquist converters are high speed with what is considered to be low to medium
accuracy, such as ﬂash or pipeline ADCs. Other Nyquist converters fall into the middle range for both speed
and accuracy, such as successive approximation converters (SAR) and cyclic converters. These converters
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tend to be a good compromise between slow oversampling converters and less accurate options such as ﬂash
converters. [17]
2.2 Quantization
Quantization is also necessary for analog-to-digital converters. Quantization is the process of assigning certain
ranges of values from a continuous signal range to discrete values. This assignment creates quantization
errors. A quantization error is the diﬀerence between the quantized value and the original signal. In Figure
2.3a, the original signal vin is shown in blue. If a sample of this signal is taken at time T1, it would be
quantized to n2, as shown in Figure 2.3b. The diﬀerence between the sample of vin and its quantized value
n2 is indicated by the black bar.
vin
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Figure 2.3: Quantization Error
Quantization errors are directly related to the resolution of the ADC. An ADC that needs an accuracy
within a very small margin of error is going to need more quantization levels. More levels require a larger
number of digital bits to encode all the information. Higher resolution often comes at the cost of converter
speed, so converters need to be optimized for required speeds and resolutions. This optimization depends
greatly on the type of architecture chosen for the ADC design.
2.3 Classiﬁcation of ADCs
Analog-to-digital converters are often divided into three major categories based on converter speed and
accuracy. Table 2.1 was adapted from [13]
Low Speed, High Accuracy Medium Speed, Medium Accuracy High Speed, Low Accuracy
Integrating Successive Approximation Flash
Oversampling Algorithmic Two-Step
Pipeline
Time-Interleaved
Table 2.1: Classiﬁcation of ADCs [13]
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A selection of ADC architecture types with their respective sampling rate and resolution ranges can be
seen in Figure 2.4.
Figure 2.4: ADC Architecture Comparison [1]
2.3.1 Low Speed, High Accuracy
Some converters that are characterized by low speed and high accuracy include the integrating ADC and the
sigma-delta oversampling ADC. Integrating converters are slow and their conversion times are proportional
to the input voltage. Integrating ADCs require, in general, 2Nclock cycles for N bits of resolution. A higher
resolution means a slower conversion time [5].
2.3.2 Moderate Speed, Moderate Accuracy
Other converters can be categorized by moderate speed and moderate accuracy. Successive-approximation
register ADCs and cyclic ADCs are both included in this classiﬁcation of converters. [5]
2.3.2.1 SAR ADC
The SAR architecture algorithm is often described as being similar to a binary search algorithm. One
common analogy for a binary search is looking for speciﬁc information on a page of a book. The searcher
does not know the correct page and can only ask the book's owner yes or no questions. The search would
begin by starting at the center of the book and asking if the page being searched for is a higher number than
the current page. If it is, then divide the upper half of the book in half and ask the same question for the
new halves until there is only one page left. The decisions algorithm for a SAR converter is shown in Figure
2.5.
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i     i + 1
i ≥ N
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Yes
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Figure 2.5: SAR Algorithm [3]
The SAR ADC follows a similar algorithm that compares input voltages and reference voltages to deter-
mine a digital output value. The main advantage that a SAR design oﬀers is the use of only a few analog
components, particularly the use of only one comparator, that results in a compact area and simpler design.
The trade-oﬀ for this space is made in the maximum sampling rate. A converter with a sampling rate fs
would require the comparator, DAC and SAR logic, shown in Figure 2.6, to operate at Nfs.
Figure 2.6: SAR ADC Topology [1]
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2.3.2.2 Cyclic ADC
Cyclic ADCs also fall into this middle category. A cyclic ADC (also known as an algorithmic ADC) operates
similarly to the SAR ADC. In a cyclic ADC, however, it is not the reference voltage that changes, but
rather the residue is put through a gain stage and ampliﬁed. In a cyclic converter, the input is sampled
and compared to a threshold voltage. A 1-bit digital output is generated and the residue generated by
subtracting the output of the DAC from the original input is fed back into the sample and hold circuit. The
cycle repeats for the same number of cycles as desired bits. The high level block diagram of a cyclic ADC is
shown in Figure 2.7.
Figure 2.7: Cyclic ADC Block Diagram[17]
2.3.3 High Speed
Some converters that can be categorized as high speed and low accuracy converters are two-step, time-
interleaved and ﬂash. Pipeline ADCs can be low, moderate or high accuracy.
2.3.3.1 Flash
A ﬂash ADC can be compared to a ruler (Figure 2.8). A ruler maps an inﬁnite precision value length to
ﬁnite precision value (e.g. 4mm). A ﬂash ADC uses comparators to perform a similar function.
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Figure 2.8: Ruler Flash Analogy [1]
A ﬂash converter compares input (inﬁnite precision value) to a number of ﬁxed references to determine
a binary output (ﬁnite precision value). The output of the comparators is in thermometer code. In this
example, if the input is higher than the reference, the thermometer bit is one, otherwise it is zero. This
thermometer code must then be translated into the equivalent binary value. The number of reference levels
can be expressed as:
Reflvls = 2N (2.3)
where N is the accuracy for the ADC. A ﬂash ADC that has 16 comparison levels will have an accuracy
of 4 bits. From this relationship, it can be observed that the number of comparators required will increase
exponentially compared to the increase in desired resolution. Because of this, comparators are usually used
in low resolution applications. The main advantage that ﬂash converters oﬀer is speed. Flash comparators
have the potential for conversion to take only one clock cycle. Flash ADCs are often included in the design
of other ADC architectures such as a pipeline[1].
2.3.3.2 Pipeline
Pipeline ADCs are also high speed ADCs and can be capable of resolving medium to high resolutions. [1]
These ADCs work by converting a signal from analog to digital in stages. Each stage converts a portion of the
output resolution. The ﬁrst stage converts the most signiﬁcant bits (MSB) and the subsequent stages convert
less signiﬁcant bits until the least signiﬁcant bits (LSB) are converted. The overall general architecture of a
pipeline ADC is shown in Figure 2.9. Each stage has a similar structure, shown exploded in Figure 2.9. Each
block contains a sample and hold block to sample the analog signal. This feeds into a small ﬂash converter
that resolves n-bits. This n-bit output is fed back through a DAC and the binary value is subtracted from
the original input signal to generate a residue voltage.
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Figure 2.9: General Pipeline ADC Architecture[1]
Figure 2.10 shows a common implementation of a pipeline ADC stage. Typically, the DAC, summer,
gain stage and sample and hold are implemented together in one block called a multiplying digital-to-analog
converter (MDAC). The residue voltage is ampliﬁed and input into the next stage of the pipeline until the
desired number of bits have been resolved.
Figure 2.10: Pipeline Stage with MDAC [1]
2.4 Performance Metrics
Performance metrics are needed in order to evaluate the performance of the ADC in this work.
2.4.1 Eﬀective Number of Bits (ENOB)
The eﬀective number of bits of an ADC is one measure to compare diﬀerent ADC designs. The ENOB is
characterized by the equation
ENOB =
SNDR− 1.76
6.02
(2.4)
where SNDR is the signal to noise and distortion ratio [1].
2.4.2 Figure of Merit (FOM)
A Figure of Merit (FOM) used to compare analog-to-digital converters is deﬁned as
FOM =
Power
(2ENOB)(fs)
(2.5)
The FOM takes into account the power consumption of the ADC, the ENOB, and the sampling frequency
fs. A lower FOM indicates better ADC performance based on these parameters. Lower power consumption,
higher ENOB and a higher sampling frequency all contribute to a lower FOM. All three of these design
characteristics require design tradeoﬀs with one another. Increasing the sampling frequency fs will accom-
modate an increased signal bandwidth, relaxes ﬁltering requirements and can sometimes relax resolution
requirements; however, increasing the sampling speed results in increased power consumption. Increasing
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resolution will accommodate an improved dynamic range and relax ﬁltering requirements, but can result in
increased power consumption. If trying to optimize for power consumption, compromises need to made in
the design to sampling speed or resolution.
2.4.3 Diﬀerential Non-Linearity (DNL)
When the step size of an ADC's output is not equal to the ideal step size, the ADC is said to have diﬀerential
nonlinearity. The DNL measurement for an ADC is classiﬁed based on amount of least signiﬁcant bit (LSB)
values that the actual transfer function deviates from the ideal transfer function. If the DNL is greater than
1 LSB, a non-monotonic transfer function will cause missing codes. Figure 2.11 shows the deviation of a real
transfer function from the ideal.
DNL= -0.5 LSB
DNL= +1.5 LSB
Actual Transfer Function
Ideal Transfer Function
00
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Figure 2.11: DNL
2.4.4 Integral Non-Linearity (INL)
The transfer function of an ideal ADC can be represented by a best ﬁt line, typically either an endpoint ﬁt
or a least squares ﬁt. An ADC that exhibits integral non-linearity will have a transfer function that is not a
perfect line. The maximum diﬀerence between the actual and ideal transfer characteristic is the INL. This
concept is illustrated in Figure 2.12.
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Figure 2.12: INL
2.5 Calibration
Nonlinearity in the gain stage is a common error in pipeline ADC designs. This error is caused by capacitor
mismatch and low DC operation ampliﬁer gain, but the exact error is typically not known by the designer.
In order to compensate for this nonlinearity, various calibration techniques are used.
2.5.1 Foreground Calibration
In a foreground calibration scheme, the unknown errors are estimated by interrupting the operation of the
ADC and then injecting a known signal. The expected output is compared to the actual output to measure
the error [16]. Once the error is acquired, Least Mean Square (LMS) algorithms can be used to correct for
the error.
Figure 2.13: Foreground Calibration Block Diagram
As shown in Figure 2.13, analog input signal is fed into the actual ADC and a known signal is fed into the
ideal ADC. Since it is impossible to implement an ideal ADC, this component is simulated digitally. Another
digital component is used to calculate the error between the actual output and the ideal output. This same
digital component will then correct the digital output for this calculated error. The main advantage of using
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foreground calibration is that one can achieve the corrected digital output in a few clock cycles. However, the
operation of the ADC is interrupted during calibration. This interruption is impractical in some applications.
2.5.2 Background Calibration
Background calibration technology can correct errors of ADC circuits without interrupting the operation of
the ADC. Methods of background calibration can be analog or digital and have a variety of implementations.
2.5.2.1 Bootstrapped Digital Calibration
The bootstrapped digital calibration scheme is one of the famous calibration methods as it can reduce
the calibration convergence time [23],[3]. In this case, the ADC is utilized to calibrate the DAC and vice
versa. Bootstrapped digital calibration includes analog circuits in the part of the calibration process to more
accurately track the voltage and current samples. The addition of these analog circuits increases the overall
power consumption of the ADC.
An accurate, constant gain and signal dependent gain are required for bootstrapped calibration [3]. These
two gains are known, however, so an initial estimate of the gain values is required. The estimation of the
constant gain is then updated 1024 times depending on the measured positive and negative thresholds of
the residue characteristic curve. After updating the constant gain estimate, we need to update the signal
dependent gain. To update the signal dependent gain, the linear and nonlinear ADC transfer characteristics
are used. The signal dependent gain is updated 256 times. The number of update times, 1024 and 256 are
selected analytically, but they are only the minimum number of times required for convergence [3]. As the
two gain values are repeatedly fed into the ADC and DAC of each stage, the gains are constantly being
updated, and eventually these two values will converge, resulting in successful calibration.
2.5.2.2 1.5-bit Stage ADC Architecture
A 1.5-bit stage architecture uses two approximately symmetrical analog voltage levels to produce an im-
plementation with increased bandwidth and redundancy between stages. The 1.5-bit stage pipeline ADC
architecture achieves greater bandwidth by using a lower interstage gain [21]. Due to this low gain require-
ment, we can realize low cost production and higher speed. Each stage generates an output of two bits
in which the bits can only have the value of 00, 01, and 10. The output is determined by comparators at
two symmetrical decision levels that make up a sub-ADC block of a pipeline architecture. Because of the
following gain of 2, these two levels must be within the range of ±VREF2 , where ±VREF are the maximum
and minimum values of the signal. The choice of these reference value is not highly critical in the design,
but because they must lie within the range of ±VREF2 the decision values are often chosen to be ±VREF4 .
These decision levels are designated as +1, 0, and -1 and are used in an implementation called a Redundant
Signed Digit (RDS). The redundancy comes from the 0.5 bit overlap between stages. When the stages are
summed, the carryover from the previous stage creates a redundancy and error correction.
2.5.2.3 Murmann's residue gain error correction
Murmann's residue gain error correction calibration method starts with adding a logic block to the output
of the sub ADC block in each stage of the pipeline ADC [11]. This logic block provides two diﬀerent residue
characteristics that generate Figure 2.14.
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Figure 2.14: Diﬀerence Between Two Residue Characteristics
The distance between one residue plot versus the other can show the linearity of the ADC. In this case,
h1 represents the ideal distance while h2 represents the nonlinear distance. The goal is to apply an adaptive
routine to correct the error between h1 and h2 such that error will converge to zero.
Figure 2.15: Error correction algorithms by using PDF
First, the probability density function of the residue characteristic is calculated to estimate h1 and h2 by
using a random number generator. With the estimations of h1 and h2, we can calculate the error. Then, the
LMS algorithm is applied to force the error to zero. Once this is achieved that one can adjust the parameters
p1 and p2 to force the output of Stage 1 and the backend stage to be linear. The main advantage of this
technique is that it can achieve low power consumption.
2.5.2.4 Split ADC Architecture
The split ADC architecture is known for being able to calibrate residue gain error over a short period of
time [2]. It can also digitally correct DAC errors in pipeline ADCs. In the split ADC architecture, there are
two ADCs with the same resolution. The only diﬀerence between them is the residue transfer characteristic.
Those two ADCs are placed in parallel and are applied with the same input signal. The following diagram
shows how the split ADC architecture is used in a pipeline ADC.
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Figure 2.16: Split-ADC utilized in a pipeline ADC
As shown in the Figure 2.16, the same Vin is input into the two split ADCs, ADC A and ADC B.
However, the outputs of the two ADCs are diﬀerent for every input due to their diﬀerent residue transfer
functions. The diﬀerence between the outputs of those two ADCs is the error of the residue ampliﬁer. Using
this diﬀerence, the adaptive error cancellation can be processed to correct the residue ampliﬁer gain error.
Then the outputs from each of the adaptive error cancellation block are added to get the ﬁnal output of the
pipeline ADC.
In [2], to implement a 12-bit pipeline ADC, the authors incorporated two stages in each of the split ADCs
in their design. The ﬁrst stage consists of a 4-bit pipeline stage and the second stage consists of a single
10-bit ﬂash ADC. In this work, only the ﬁrst stage is calibrated and the second stage does not need to be
calibrated. Even though the goal is to implement a 12-bit ADC, they included two extra bits to achieve
more accuracy in error correction. A diﬀerent residue transfer characteristic in the two ADCs in the split
ADC architecture can be acquired by oﬀsetting one residue transfer characteristic curve with respect to the
other [2]. Due to the residue ampliﬁer gain errors, the slopes of backend codes will not be similar. Therefore,
the diﬀerence between the outputs of two ADCs is not equal to zero. By using that diﬀerence we can adapt
a corrective term to ﬁx the residue ampliﬁer errors, which would also calibrate the DAC's nonlinearity.
Another split pipeline ADC architecture is described in [12]. In this paper, similar to the previous design,
the ADC is split into two identical ADCs, processing the same input but producing diﬀerent outputs as shown
in Figure 2.17.
Figure 2.17: Split ADC Architecture
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The average of the two outputs becomes the output of the ADC. The diﬀerence between the two outputs
is used to calibrate the ADC. If the diﬀerence between two outputs is zero, there is no error and the ADC
is calibrated perfectly. If the diﬀerence is nonzero, that diﬀerence is used to adapt the error corrective term
and update the calibration parameters in each ADC to achieve an error of zero. Finally, the advantage of
the split architecture is its fast calibration convergence. [12]
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Chapter 3
System Level Design
To perform a system level design we will deﬁne our speciﬁcations, provide a system block diagram and take
a closer look at the circuits that need to be designed in each stage.
3.1 Design Speciﬁcations
The analog to digital converter was designed to be part of a self-calibrating split non-linear pipeline ADC.
The basic speciﬁcations for the design are outlined in Table 3.1.
Speciﬁcations
Circuit Type Integrated Circuit
Maximum Size 1mm2
Process Type 0.18um
Resolution 12 bits
Throughput 20 MS/s
Power 1mW
Other Specs Fully Diﬀerential: 1Vpp
Table 3.1: Pipeline ADC Speciﬁcations
This pipeline ADC was designed for the 0.18um Jazz Semiconductor process. This process allows for a
1.8V supply voltage. Because of the small amount of headroom allowed by this supply voltage, the signal
swing the ADC can handle is 1Vpp. This diﬀerential signal reduces second order distortion in the sample
and hold circuit and doubles the input range from that possible in a single ended system.
The ADC will resolve up to 12-bit accuracy with a throughput of 20 MS/s. Each stage resolves 1.5 bits,
creating redundancy between stages. Ten 1.5 bit stages, ending with a 2-bit ﬂash ADC, are used to generate
a ﬁnal 12-bit digital output. Each 1.5 bit stage is designed to have an identical residue characteristic for
successful calibration. The throughput of the system is only dependent on the time of a single stage. There
is latency across the ADC, but the throughput remains high.
Several aspects of the design reduce power consumption. Large ﬂash ADCs consume high amounts of
power since the number of comparators required roughly doubles for each additional bit of resolution. The
small resolution of each stage allows the number of required comparators to scale linearly for additional bits
of resolution. The stages are also scaled down in size for the less signiﬁcant bits. This reduces the power
consumption of the smaller stages. This pipeline ADC also uses an open loop gain stage. Using an open
loop gain stage rather than a closed loop system can reduce power by up to 50-70%. [16]
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3.2 System Block Diagram
The overall system block diagram of the ADC is shown below in Figure 3.1.
ADC B ADC B ADC B ADC B ...
1.5b 1.5b 1.5b 1.5b ...
TIMING & CONTROL / DIGITAL CORRECTION
TIMING & CONTROL / DIGITAL CORRECTION
ADC B
1.5b
BACKGROUND CAL / PARAMETER ESTIMATION
S/H
ADC DAC
2-bit
Flash ADC
Flash
ADC
x+
+
Δx -
+
Stage 1 Stage 2 Stage 3 Stage 4 Stage 10
vIN
Dout
+
-
vIN vResidue
Figure 3.1: System Block Diagram
This ADC was implemented for use in a split architecture that includes two separate pipeline ADCs. Two
diﬀerent residue plots are required for each side of the ADCs for the calibration to be successful. Each stage
is connected to the digital calibration block. The calibration algorithm feeds digital correction information
back into the system based on the diﬀerence between the outputs of the two ADCs. The scope of this project
included the design of ADC A. The 0.5-bit overlap between consecutive 1.5-bit stages creates redundancy
which is used in calibration to account for ADC linearity and interstage oﬀset[20].
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3.2.1 Stage Block Diagram
The block diagram of each stage of the ADC is shown below in Figure 3.2.
S/H
ADC DAC
vIN +
-
vResidue
Dout
Figure 3.2: Stage Block Diagram
Each stage is made up of ﬁve main parts as shown above; the sample and hold, 1.5 bit ﬂash ADC, DAC,
summer and a residue ampliﬁer. During Phase 1, the signal is sampled by the sample and hold circuit. Just
before Phase 1 is completed, the comparator holds the value of the input and generates a decision, which is
sent to the switch capacitor circuit's DAC after Phase 1 is ﬁnished. The input value is then sampled across
the capacitor and the DAC value is subtracted based on the comparator decision. This new value is then
ampliﬁed by 2N-bits, in this case 2 since 1 complete bit is resolved in each stage. The output of this residue
ampliﬁer feeds into the subsequent stages and each stage evaluates as described.
It was seen in [16]that the S/H, summer and DAC can all be combined in a switched capacitor network.
This simpliﬁes the stage block diagram to only three main blocks: switched capacitor, ﬂash ADC and
residue ampliﬁer. Not shown in the block diagram above are a few key blocks that are fundamental to
circuit operation. These blocks are the bias circuitry for the residue ampliﬁer, the output drivers for each of
the digital decisions, and a timing block to control the timing of the switches. If we add these blocks, along
with simplifying the stage block diagram we obtain the following, the result can be seen in Figure 3.3.
• Switch Capacitor Array
• Open Loop Residue Ampliﬁer
• Bias Circuitry
• Comparator Network
• Timing Circuit
• Output Drivers
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3.2.2 Timing
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Figure 3.4: Detailed Switch System
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Figure 3.5: System Timing
Timing is critical when designing mixed-signal highly switch dependent circuits such as ADCs. Speciﬁ-
cally, when controlling the switch capacitor array which connects to all of the other blocks and must control
the sequence in which information is sent and received by the switched capacitor circuit. A switch diagram of
the entire system is shown in Figure 3.4.Three main operations must occur. First the circuit needs to sample
the input, Phase 1, then hold its value, during which the comparator makes its decision and then needs to
switch the correct decision in the switch capacitor circuit, and ﬁnally the circuit must send its value to the
residue ampliﬁer, Phase 2. The time that the residue ampliﬁer has to settle should be the same amount of
time that the input is sampled, which means Phase 1 and Phase 2 must be equal lengths. The reason for
this is that while the value is being ampliﬁed by the ﬁrst stage, the next stage must be sampling at the same
time. This means that for the even stages there will be one timing circuit and for the odd another, one with
Phase 1 ﬁrst and the other with Phase 2 ﬁrst.
Since the speed of our circuit is 20 MHz, this leaves 50ns for each stage. This 50ns should be split between
the two phases. Equally splitting the time will not work since there much be time between the two phases
for the comparator to make its decision and send its value to the switch capacitor. Figure 3.5 is a simpliﬁed
timing diagram for the overall circuit, displaying both the even and old timings.
3.2.3 Stage Scaling
The stages of the design are scaled to reduce power consumption and meet noise requirements. The ﬁrst
stages need to be the most noise resistant since they resolve the most signiﬁcant bits. [17] The scaling
architecture is shown in Figure 3.6; each stage is halved in size until it reaches the minimum capacitor size
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of 125pF. This allows for each of the stages to be made up of the smallest stage and the largest stage that is
made up of 8 of the smallest stage has the capacitance value of 1pF. This modular design is done to reduce
layout time by being able to place stages in parallel to create each of the diﬀerently sized stages.
Stage 1 Stage 2 Stage 3 Stages 4-10
Figure 3.6: Scaling
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Chapter 4
Switched Capacitor Array
4.1 Introduction
The switched capacitor array performs the functionality of the sample and hold, digital-to-analog converter,
and summation blocks, highlighted in gray in Figure 4.1. The combined blocks perform the operation
VIN − VDAC . The switch capacitor array also dictates the timing of the overall ADC design. The switched
capacitor array input is the output of the residue ampliﬁer of the previous stage.
Figure 4.1: System Block Diagram
The switched capacitor array is comprised of capacitors and MOSFET switches. The circuit uses charge
conservation and Kirchhoﬀ's current laws to perform the subtraction needed in the ADC. A simpliﬁed,
single-ended example of a switched capacitor network will illustrate the functionality of the circuit. The
implementation used in the pipeline ADC was fully diﬀerential.
Figure 4.2: Switch Capacitor Theory
The switch capacitor circuits operates in two phases, phase one Φ1 and phase 2 Φ2. The operation of two
switches is dictated by these phases. The switch connected to the top plate of the capacitor is switched to
VIN during Φ1 and the DAC voltage during Φ2. The bottom plate of the capacitor is connected to ground
in phase one and connects to the output during phase two. This is shown below in Figure 4.2 and also notice
Φ1A on the top plate, A meaning advanced, refer to Figure 4.6. This signal is advanced, that is it triggers
in advance of the phase one signal, in order to reduce charge injection.
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Phase one is shown below in Figure 4.3. During this phase the input voltage is charged across the
capacitor while the other end is held at ground. In the diﬀerential implementation, it is switched to the
common mode voltage instead of ground.
Q = CV = CVIN
Figure 4.3: Switch Capacitor Theory: Phase One
Phase two is shown in Figure 4.4. During this phase the top plate is switched to the output of the
switched capacitor array which is the high impedance node of the input of the diﬀerential pair. The bottom
plate is then switched to the DAC value. When KVL is used to determine the value of VOUT , the value is
equal to the DAC voltage VDAC subtracted by the value across the capacitor VC . The voltage across the
capacitor is VIN .
VOUT = VDAC − VIN
Figure 4.4: Switch Capacitor Theory: Phase Two
This output behavior is not exactly that required. In order to get the required VIN − VDAC operation,
when implementing the circuit diﬀerentially, the outputs are inverted by switching VOUTP and VOUTM .
4.2 Design and Simulation
4.2.1 Sample and Hold
The sample and hold circuit was designed ﬁrst. This circuit follows the input and at determined time intervals
holds the voltage across a capacitor. The sample and hold (S/H) circuit captures a sampled value of the
continuous input signals and allows for the rest of the circuit to use the held value stored on the capacitor.
A basic sample and hold circuit can be realized with a simple single NMOS or PMOS MOSFET acting
as a switch and a capacitor connected to ground. A single NMOS or PMOS switch will generate imperfect
logic levels because of the threshold voltage of the device. A complementary switch is able to produce more
ideal characteristics. This complementary circuit is called a transmission gate. In this design, the PMOS
switch in the transmission gate is four times larger than the NMOS switch to account for the lower mobility
in the PMOS device.
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(a) Schematic
(b) Simulation
Figure 4.5: Top Plate Switching
The capacitor size determines the noise of the circuit. The capacitor was chosen to be 1pF. The RMS noise
is σv =
√
KT
C = 64uV . The noise on the diﬀerential design is 64uV ×
√
2 = 90uV . The noise of the diﬀerential
design combined with the other noise sources creates a total of about 200uV , yielding a signal to noise ratio of
SNR = µσ = 20log(
.3535V
200uV ) = 64.9dB. The ideal SNR of a 12-bit ADC is SNRideal = 6N + 1.78 = 73.78dB.
To improve the SNR, the capacitor value has been doubled to 2pF resulting in a signal to noise ratio of
67dB, which is closer to the ideal value of 73.78dB. The increase in capacitor size will improve the signal to
noise ratio but at the expense of die area.
To reduce charge injection, a top-plate switching technique was implemented. A switch on the top
plate of the capacitor is added. The top plate of the capacitor is switched to common mode slightly before
the signal controlling the transmission gates, Φ1. This advanced signal is Φ1A. This timing is shown in
Figure 4.6 and Figure 4.5 shows the circuit implementation and simulation results. The bottom plate of
the capacitor shown in blue in Figure 4.5b shows what the circuit would look like without the top plate
switching. The black waveform, taken across the capacitor shows the reduction of charge injection.
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Figure 4.6: Switch Capacitor Basic Timing
In order to reduce noise, the switched capacitor array was modiﬁed to be fully diﬀerential. Figure
4.7 shows the schematic and simulation of the switched capacitor circuit implemented diﬀerentially. The
schematic is the complete sample and hold circuit. The simulation yields a reduction in charge injection, as
seen in Figure 4.7b.
(a) Schematic
(b) Simulation
Figure 4.7: Diﬀerential Sample and Hold
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4.2.2 Digital-to-Analog Converter
The DAC's main function is to output an analog voltage based on the comparator decisions. The ideal
residue plot in Figure 4.8 is the transfer function that must be created by the switched capacitor circuit.
Where the decisions are made is determined by the comparator, but the shape is formed based oﬀ the DAC
voltages.
Figure 4.8: Ideal Residue Plot
From the residue plot and the basic concept of the DAC, the reference values used are ±VREF4 . Figure
4.9 helps show how the reference values are implemented. For the zero decision both DACs are switched
to the common mode voltage. For the plus one decision (D+1), the DAC of the positive path is switched
to VREFP and the negative path is switched to VREFM . The opposite is done for the minus one decisions
(D-1).
Figure 4.9: Switch Capacitor Array Switch Diagram
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It was found that VCMwas needed to be 1.5V. The diﬀerential pair Design section, 5.2, details the reason
for this common mode. Once this value was determined, this limited our input swing to only 500mVpk
making VREF = 500mV , VREFP = VCM +
1
4VREF = 1.625V andVREFP = VCM − 14VREF = 1.375V . This
high common mode voltage required the use of PMOS for the DAC switches in order to keep the switches
in the correct operation region.
In the ﬁnal design, the comparator decisions control the DAC switches. Initial simulations were run with
sources simulating the decisions from the DAC to isolate and test only the switched capacitor functionality.
The residue plot show in Figure 4.10b exhibits non-linearities in the switch capacitor stage even without the
non-linear gain stage. Note, the residue plot does not include the gain stage.
(a) Schematic
(b) Simulation Residue Plot
Figure 4.10: Switch Capacitor w/ DAC
4.2.3 Reset Switching
Reset switching was used to reduce non-linearities caused by charge stored in the parasitic capacitors in the
diﬀerential pair. The reset switches were placed at the inputs and the outputs of the switched capacitor and
switch the diﬀerential signals to common mode. This allows the circuit to always start from the same value
and eliminate the memory of the last value on the residue ampliﬁer.
The reset switch at the input of the switch capacitor controls the output of the previous stage, RE-
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SET_DOUT. The timing for this switch is on during Φ2 while the circuit is evaluating. At the output,
there is RESET_DIN that resets the input of the residue ampliﬁer. As a result, shown in Figure 4.11b, the
residue plot of the circuit is now linear before the gain stage is applied. Detailed information regarding the
timing of these switches is located in the timing Design section, 9.2.
(a) Schematic
(b) Residue Plot
Figure 4.11: Full Switch Capacitor w/ Reset Switching
After the reset switches were added, the circuit was combined into a block for full circuit simulations.
This symbol is shown below in Figure 4.12.
4.3 Layout
The layout of the switched capacitor network is aﬀected by the scaling techniques used in the design. In
order to facilitate reusability of design, the larger stages that resolve the MSBs are composed of the smallest
stages connected in parallel. This smallest stage is scaled to 18 of the largest stage.
The layout was designed to facilitate connection of stages in parallel horizontally and maintain the signal
path from top to bottom. The fully diﬀerential nature of the circuit led to the use of symmetry with respect
to the vertical center axis so that the positive path is on one side and the negative is on the other. The ﬁnal
layout is shown in 4.13. Extracted simulations were run for this layout and functionality of the extracted
design was veriﬁed.
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Figure 4.12: Switch Capacitor Circuit Block
Figure 4.13: Switch Capacitor Array Layout
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Chapter 5
Residue Ampliﬁer
5.1 Introduction
The purpose of the residue ampliﬁer is to amplify the residue at each stage in order to scale it back to the
range of the sub ADC block. With the ampliﬁed residue value, the comparator in the sub ADC of the next
stage can make the right decision and acquire the correct digital value at the output of the sub ADC. The
residue ampliﬁer is highlighted in the following block diagram, Figure 5.1. The input of the residue ampliﬁer
is the residue produced by the switched capacitor based on the comparator decision. This residue ampliﬁer
is fully diﬀerential with both diﬀerential inputs and diﬀerential outputs.
Figure 5.1: System Block Diagram with Highlighted Residue Ampliﬁer
5.2 Design
In the diﬀerential ampliﬁer component of this pipeline ADC, an open loop gain stage was used rather than
a closed loop. As shown in [8], an open loop ampliﬁer can reduce the power consumption by 50%-70%. The
major drawback of the open loop ampliﬁer is that a nonlinear gain is introduced to the residue voltage. This
nonlinearity will be corrected using a digital algorithm.
In order to obtain a large bandwidth in each stage of the pipeline ADC, the residue ampliﬁer is designed
to have small inter-stage gain. Since only a small gain is needed in each stage, the main diﬀerential pair
ampliﬁer is designed with resistive loads to reduce the circuit complexity.
The stages of the pipeline ADC, including the residue ampliﬁer, are scaled to reduce power consumption.
The residue ampliﬁer for the smallest stage with the load capacitor of 125fF was designed as shown in Figure
5.2.
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Figure 5.2: Residue Ampliﬁer
5.3 Fundamental Components of the Residue Ampliﬁer
The design of the residue ampliﬁer is composed of the four major blocks listed below:
• A open loop diﬀerential pair ampliﬁer
• A replica bias circuit
• A current mirror
• A source follower
5.3.1 Open Loop Diﬀerential Pair Ampliﬁer
This residue ampliﬁer provides a gain of 2.4. Theoretically, one bit is output at each stage, the gain of
the ampliﬁer should be 2N = 2. However, due to the voltage dividers between the capacitors in the switch
capacitor network, and the gate capacitance of the MOSFETs in the diﬀerential pair ampliﬁer, there is some
voltage loss in the residue voltage. To compensate for the loss, the residue ampliﬁer provides a gain of 2.4.
The diﬀerential pair ampliﬁer is implemented with a passive load. Its power supply ranges from ground
to VDD = 1.8V. Its two diﬀerential input signals are in the range of -0.5V to 0.5V with a common mode
voltage of 0.9V.
5.3.1.1 Derivations of Resistive Load Values and Bias Current
The important parameters of the diﬀerential ampliﬁer are its gain, bandwidth, noise level and settling time.
Since the sampling frequency is 20MHz, conversions need to be completed within 50ns. This leaves 25ns for
the ampliﬁer to settle.
Since the smallest stage residue ampliﬁer has a load capacitor of 125fF, there must be at least 8.3τ (RC
time constants) to output 12bits resolution signal at the load capacitor [9].
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ln(2−numberofbits) = numberofτ (5.1)
ln(2−12) = 8.3τ (5.2)
In order to ﬁnd the resistance, the value of τ is required. The minimum number of time constants needed
is 8.3. To allow for a decent headroom, 10τ was used.
τ =
25ns
10
= 2.5ns (5.3)
Since the value of the RC time constant (2.5ns) and the value of the load capacitor (125fF) are known,
the resistance can be found as follows:
Rd =
τ
C
=
2.5ns
125fF
= 20kΩ (5.4)
The eﬀective voltage (Veff = Vgs−Vth) is set to 0.25V. The transconductance (gm) of the MOSFET was
determined by the following quantitative analysis:
Gain = −gm ∗Rd (5.5)
gm =
−Gain
R
=
−(−2.4)
20, 000
= 120µA (5.6)
Once the transconductance was calculated, the value of the bias current was found:
Id =
gm ∗ Veff
2
= 15µA (5.7)
Ibias = 2 ∗ Id = 30µA (5.8)
With the calculated value of the transconductance of the MOSFETs and the bias current, the diﬀerential
pair was designed. The requirements of the Jazz 0.18µm process CMOS technology dictates that the largest
allowable width of the MOSFET is 250um. The lengths of the MOSFETs were chosen to be 180nm due to
the process size. The widths of the MOSFETs, the transconductance and the bias currents were adjusted to
produce the required gain. The functionality was veriﬁed by analyzing the DC operating point during DC
analysis. The method used to achieve the value of the width of the MOSFETs is to tweak the width. We
tweaked the transconductance and the bias current to get the desired values, which was veriﬁed by analyzing
the DC operating point of the MOSFETs after DC analyses. The width of the MOSFETs were set to 550nm.
5.3.2 Replica Bias Circuit
The purpose of the replica bias circuit is to duplicate the behavior of the diﬀerential pair. Since we used a
current mirror conﬁguration to bias the diﬀerential pair, we have to maintain a consistent current depending
on its input voltages that are within the allowed range. The drain to source voltage of the MOSFET at
the main current source need to be the same as that of the transistor at the bias current. The replica bias
circuit in the residue ampliﬁer keeps the main current source in the saturation region while providing a
corresponding consistent bias current to the main diﬀerential pair ampliﬁer. The inputs of the replica are
connected to the same inputs as the main diﬀerential pair circuit. The schematic of the replica bias circuit
can be seen in the following Figure 5.3.
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Figure 5.3: Replica Bias Circuit
Because this replica bias is a duplicate of the diﬀerential pair, the size of the transistors need to be chosen
to correspond with the devices in the main diﬀerential pair. Normally, the replica bias would be 10 times
smaller than that of the diﬀerential pair in order to reduce the power consumption and the die area. In this
design, the transistors of the replica bias are half the size of the transistors in the diﬀerential pair because
the smallest width of a transistor can be in the Jazz 0.18µm process is 220nm. Since the transistors in the
main diﬀerential pair are 550nm, the smallest width possible replica bias is 275nm, which is half of the width
of the diﬀerential pair.
5.3.3 Source Follower
A source follower is used in this residue ampliﬁer as a voltage level shifter. It is designed with a N-type
MOSFET. Without the source follower, some of the components of the residue ampliﬁer will crash into the
triode region. For example, if the replica bias is directly wired to the current from the bias source, there is
a high voltage drop across the current source due to its high output impedance. Since the majority of the
voltage is across the current source, the voltage between the drain and the source of the replica bias becomes
very small. Consequently, the replica bias to crashes into the triode region. Similarly, if the gates of the
transistors in the current mirror are directly connected to the supply voltage, then the gate to source voltage
becomes very high, which in turn forces the transistors into the triode region. Hence, the source follower
keeps the transistors in the replica bias and the current mirrors in the saturation region at any diﬀerential
input voltage.
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5.4 Simulation and Results
Simulations of the residue ampliﬁer were performed to verify the functionality of the residue ampliﬁer within
the requirements of the design.
5.4.1 Gain
In order to verify the gain and the output common mode voltage of the residue ampliﬁer, the input DC
voltage was swept from -0.5V to 0.5V and the input and output waveforms were analyzed. From the transfer
function plot of the diﬀerential input to the diﬀerential output shown in Figure 5.4, the desired gain of 2.4
was veriﬁed.
Figure 5.4: Transfer Function Plot of Diﬀerential Input to Diﬀerential Output
5.4.2 Output Common Mode Voltage
The output common mode voltage of the residue ampliﬁer can be calculated with the equation of V oCM =
VDD− IBias2 RD. With the supply voltage, VDD, of 1.8V, a bias current of 30µA and a resistor value of 20kΩ,
it was observed that the output common mode voltage is equal to 1.5V. To verify this value, the transfer
function plot of the diﬀerential input to each output is plotted as shown in Figure 5.5. From this, we can
observe that the calculated value and the simulation value are the same.
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Figure 5.5: Transfer Function Plot of Diﬀerential Input to Each Output
5.4.3 Settling Time
When designing a pipeline analog to digital converter, it is important to make sure that each stage processes
in its allowed conversion time. The output of each stage has to settle before continuing to the next stage.
Since the output of the residue ampliﬁer is the input of the next stage, a transient analysis was performed to
investigate the settling time, Ts, at the diﬀerential output. The transient analysis of the residue ampliﬁer can
be seen in Figure 5.6. From the graph, it was observed that the diﬀerential output of the residue ampliﬁer
of the smallest stage can settle in about 13ns, which is within the limited conversion time for each sample.
Figure 5.6: Settling Time Plot
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5.4.4 Bandwidth
One of the main speciﬁcations that needs to be included in every ampliﬁer design is its bandwidth and gain
bandwidth product. AC analysis was performed and the frequency response of the residue ampliﬁer was
plotted as shown in the Figure5.7.
Figure 5.7: Bandwidth of the Residue Ampliﬁer
From Figure 5.7, the DC gain is equal to 7.9dB. When this dB value is converted with the following
equation 10(
7.9
20 )≈2.4, the desired gain of 2.4 is acquired. The 3dB frequency equals 71.6MHz and the gain
bandwidth product is 164.6MHz.
5.4.5 Noise
The noise of the residue ampliﬁer has to be less than the quantization noise of the whole ADC. In order to
verify this, the following noise analysis was performed. The squared output noise plot of the residue ampliﬁer
is shown in the Figure 5.8.
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Figure 5.8: Squared Output Noise Plot
From the plot, 1/f noise, also known as Ficker Noise, is evident and dominant in the residue ampliﬁer.
In order to measure the noise, the squared output noise curve was integrated from 1Hz to 71.6MHz (the
bandwidth of the residue ampliﬁer). The square root of this value is the noise.
ˆ
SquaredOutputNoise = σ2 (5.9)
σ =
√
σ2 = 0.405mV (5.10)
In order to reduce the noise, the width and length of the main diﬀerential pair were increased by a factor
of 10 from 550nm to 5.5µm for the width and 180nm to 1.8µm for the length. Then, the noise analysis was
performed and the result is shown in Figure 5.9. By using the equation5.9, it was observed that the noise
was σ = 0.34mV .
Figure 5.9: Squared Output Noise Plot (Increased the Size of the Main Diﬀerential Pair)
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Comparison It can be seen that when the size of the main diﬀerential pair is increased, the noise of the
residue ampliﬁer decreased. Due to an increase in size, however, the ampliﬁer gets a little bit slower because
the settling time increases. Another trade oﬀ is that the bandwidth of the residue ampliﬁer decreases. The
comparisons of bandwidth and noise between the modiﬁed residue ampliﬁer and the original design are shown
in Figure5.10 and Figure 5.11.
Figure 5.10: Bandwidth Comparison of Design with W/L (blue) and 10W/10L (purple)
In Figure 5.10, the purple curve represents the bandwidth of the residue ampliﬁer design with 10W/10L
and the blue curve represents the bandwidth of the residue ampliﬁer design with (W/L). It can be observed
that the purple curve has a bandwidth of 61.3MHz which is smaller than the bandwidth of the blue curve
which is 71.67MHz. The residue ampliﬁer with a larger width and length design has a smaller Ficker noise
than the residue ampliﬁer with the smaller size.
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Figure 5.11: Bandwidth Comparison of Design with W/L (red) and 10W/10L (blue)
5.5 Complete Residue Ampliﬁer
Once the design of the residue ampliﬁer was ﬁnished, its symbol was created. The following Figure 5.12rep-
resents the symbol of the residue ampliﬁer.
Figure 5.12: Symbol of Residue Ampliﬁer
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5.6 Layout
The layout of the smallest stage was designed to ﬁt the stage scaling. Several of the smallest stages can
be connected in parallel to produce the corresponding larger stages. The layout design of the residue
ampliﬁer was implemented using the common centroid method in the main diﬀerential pair to reduce device
mismatches. For the replica bias circuit, we could not use the common centroid method due to its very small
size. The layout design of resistors was done using an interdigitation pattern of ABABABAB. The layout
design of the residue ampliﬁer can be seen in Figure 5.13. After ﬁnishing the layout design, an extracted
simulation was performed based on the values extracted from the layout. The residue ampliﬁer layout meets
the desired speciﬁcations. speciﬁcations.
Figure 5.13: Layout of Residue Ampliﬁer
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Chapter 6
Sub-ADC
The sub-ADC block determines the digital output of each stage and generates the decision signals that
feed into the switched capacitor network decision switches. Two comparators and digital logic comprise the
sub-ADC as shown in Figure 6.1.
+1 COMPARATOR
vINP
vINM
LOGIC
-1 COMPARATOR
D+1
D0
D-1
DOUT
Figure 6.1: Sub-ADC Block Diagram
6.1 Comparator
The most basic ideal comparator, shown in Figure 6.2a, compares two voltage signals and the output indicates
whether V1 is greater than V2. The input-output characteristic of an ideal comparator can be seen in Figure
6.2b.
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V1
V2
VOUT
(a) Comparator
V1-V2
VOUT
(b) Ideal Characteristic
V1-V2
VOUT
VOS
(c) Characteristic with Oﬀset
Figure 6.2: Comparator
In order to generate the correct decision signals, the comparators used in the sub-ADC need to have an
oﬀset. This oﬀset will shift the characteristic as shown in Figure 6.2c. This means that the decision threshold
will be shifted from zero to V1 − V2 = Vos. The desired oﬀsets are ±VREF4 , where ±VREF = ±0.5V . The
decision for which the diﬀerence between the two input signals (Vin+ − Vin−) > +0.125 is the +1 decision
in the switched capacitor network; if (Vin+ − Vin−) < −0.125, this is the -1 decision for the switched
capacitor network. Any diﬀerence that falls between ±0.125 is the 0 decision. Therefore the +1 and -1
comparators were designed to have oﬀsets of +0.125V and −0.125V , respectively.
The comparator is comprised of a preampliﬁer and an analog latch as shown in Figure 6.3.
PREAMPLIFIER
ANALOG 
LATCH
vINP
vINM
vOUT
latch_en
Figure 6.3: Comparator Block Diagram
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6.1.1 Preampliﬁer
The preampliﬁer circuit, shown in Figure 6.5, is used to create the desired oﬀset in the comparator and
amplify the diﬀerence between the input signals. The preamp takes its input from the output of the open
loop ampliﬁer so the input common mode of the preampliﬁer is 1.5V. The output common mode of the
preampliﬁer needs to be high enough to turn on the input switches of the analog latch in the next stage. The
diﬀerential pair has a self-biasing load in which the MOSFETs were sized to maintain a high enough output
common mode to turn on the input switches in the analog latch. The self-biased load is also mismatched
with a 0.8:1 ratio to ensure that the feedback in the self-bias only has one stable point.
The necessary oﬀset is created by mismatching the widths of the MOSFETs in the common source
ampliﬁers and the diﬀerential pair. The common source ampliﬁers and the diﬀerential pair were mismatched
such that each created half of the total required oﬀset. Figure 6.4 shows the the results of a DC sweep of
the input voltage and shows the oﬀsets created by both the common source ampliﬁers and the diﬀerential
pair mismatches.
Figure 6.4: DC Analysis
Feedback from a replica circuit is used to bias both the common source ampliﬁers and the diﬀerential pair.
The replica circuit allows the preampliﬁer design to withstand manufacturing variations and still function
correctly. The inputs to the replica circuit are set to be exactly at the decision level: VinP_rep = Vincm +
VREF
8 = 1.5625V and VinM_rep = Vincm − VREF8 = 1.3475V . This choice will yield VinP_rep − VinM_rep =
1.5625V − 1.3475V = 0.125V , i.e. the decision level transition voltage. Feedback from the replica circuit
controls the bias currents in the common source ampliﬁers and diﬀerential pair in the main circuit.
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Figure 6.5: Preampliﬁer Circuit
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The layout for the preampliﬁer was completed using common centroiding in the common source ampliﬁers
and diﬀerential pairs in both the main circuit and the replica. The main circuit and preampliﬁer layout were
arranged to mirror one another and close together so that the manufacturing variations in the main circuit
and replica circuit would be as similar and correlated as possible to increase the eﬀectiveness of the replica
circuit feedback.
Figure 6.6: Preampliﬁer Layout
6.1.2 Analog Latch
The analog latch drives its output to one rail or the other depending on the input it receives from the
preampliﬁer. The basic latch is two connected inverters as shown in Figure 6.7a. This conﬁguration will
have the input output characteristic shown in Figure 6.7b. The points of stability and metastability occur
at the intersection of the input-output curves of the two inverters. Figure 6.7b shows two stable points, one
high (VH) and one low (VL), and a metastable point in the middle VMeta. The diﬀerence between stability
and metastability in a latch can be visualized like a ball balanced at the peak of a hill versus a ball at the
foot of a hill. The ball at the foot of the hill needs to be moved up the hill to reach another point of stability
or metastability, while the ball balanced on the peak requires only a small push to fall to a stable point.
Likewise, to move from VLto VH or vice versa, a signiﬁcant change must be applied, however, only a small
voltage variation is required to cause the metastable point to fall to one stable point or another. If VAand
VB are shorted together with a switch as shown in Figure 6.7c, then the two voltages will both be pulled to
the metastable point. Input switches are used to apply voltages that create an imbalance that will push the
latch into one of its stable states. Once this imbalance is established, the switch shorting the latch into its
metastable state is released and the latch output is driven either high or low.
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Inv2
Inv1
(a) Basic Latch
Vout1
Vin1
Inverter 1
Inverter 2
Stable
Stable
Metastable
=Vout2
=Vin2
(b) Latch Metastability
VA VB
(c) Latch with Switch
Figure 6.7: Latch
The implementation of these cross connected inverters is shown in Figure 6.8. The latch_en signal
triggers the latch to stop shorting the inverters together and triggers a delayed signal that disables the
inputs to the latch once the latch has been sent to the rail. The outputs of the latch are connected to
tapered buﬀers so that the analog latch can drive the following digital logic gates.
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Figure 6.8: Analog Latch Schematic
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The functionality of the analog latch was tested and it was veriﬁed that the output is latched to the correct
rails when latch_en is high for input voltages as small as 1µV , shown in Figure 6.9. In the simulation results
shown in Figure 6.9, the input switches from a positive diﬀerential signal to a negative signal at 0.5µs. For
a 1mV signal, approximately 1µs of settling time is required and for a 1uV signal, approximated 1.6µs is
needed.
Figure 6.9: Analog Latch Transient Simulation
6.1.3 Complete Comparator
The preampliﬁer and analog latch were combined to generate the complete comparator circuit. The schematic
and circuit symbol for the +1 preamp are shown in Figures 6.8 and 6.11.
Figure 6.10: +1 Comparator Schematic
Figure 6.11: +1 Comparator Symbol
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6.2 Digital Latch and Logic
Because the switched capacitor network needs to sample the output of the diﬀerential pair and add the
decisions from the comparators after the analog latch needs to be disabled, a digital latch was needed to
hold the comparator decisions. A D-ﬂip-ﬂop from the Jazz Semiconductors digital libraries was added to the
previous circuits to create the complete comparator circuit.
The logic block translates the raw comparator decisions into the signals fed back into the switched
capacitor network and provides the ability to enable or disable the decision signals. The logic used to
generate the signals for the switched capacitor network is shown in Table 6.1. Because the DAC switches are
PMOS, the signal needed to turn on the switch is a zero. The logic required for the output was determined
from the logic table.
+1 Comparator -1 Comparator D+ D0 D-
0 0 1 0 1
0 1 1 1 0
1 0 0 1 1
1 1 1 0 1
Table 6.1: Combinational Logic for DAC Decisions
The logic was implemented using discrete components from the Jazz digital library. Figure 6.12a shows
the logic required based on Table 6.1 and Figure 6.12b shows the implementation of the logic using the Jazz
digital library. The symbol shown in Figure 6.12c was generated for the combinational logic.
VIN+1
VIN-1
D+1
D0
D-1
(a) Ideal Logic (b) Logic Schematic (c) Logic Symbol
Figure 6.12: Combinational Logic
In order to latch the output from the analog latch until needed, two D-ﬂip-ﬂops were added to the logic.
This allows the comparator decision to be latched until needed by the rising edge of a signal. The addition
of the latched to the logic is shown in Figure 6.13a.
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(a) Logic with Digital Latches Schematic
(b) Logic with Digital Latches Symbol
Figure 6.13: Logic with Digital Latches
During the time that the switched capacitor circuit is sampling, the DAC switches should all be oﬀ. OR
gates were added to the outputs of the logic to allow the output of the logic to be enabled or disabled. The
output enabling circuit is shown in Figure 6.14. The outputs are enabled with a logic low and disabled with
a logic high. A logic high will generate outputs all high, turning oﬀ the DAC switches. With a logic low,
the DAC switches will be turned on or oﬀ according the the signals generated by the logic.
(a) Comparator Output Enable Schematic (b) Comparator Output Enable Symbol
Figure 6.14: Comparator Output Enable
50
6.3 Complete Sub-ADC Block
The comparators and logic were combined to form the complete sub-ADC block. The schematic is shown in
Figure 6.15a. The symbol generated for the sub-ADC is shown in Figure 6.15b.
(a) Sub-ADC Block Schematic
(b) Sub-ADC Block Symbol
Figure 6.15: Sub-ADC Block
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Chapter 7
2-bit Flash ADC
The ﬁnal stage of the pipeline ADC is a 2-bit ﬂash. This 2-bit ﬂash resolves the last two bits of the ADC
since the 1.5-bit stage calibration cannot be used on the ﬁnal stage because there is no following stage. The
2-bit ﬂash is comprised of three comparators at ±VREF2 and 0V and D-ﬂip-ﬂops to latch the outputs.
7.1 Comparators
The comparator design approach for the 2-bit ﬂash was essentially the same as for the sub-ADC. A pream-
pliﬁer and an analog latch comprise each comparator. The preampliﬁers were modiﬁed for the new oﬀset
requirements. The analog latch used is the same as that used for the sub-ADC.
7.1.1 Preampliﬁer: ±1
The ±1 preampliﬁers were designed with the same approach as those used in the sub-ADC. Since the
comparison threshold is diﬀerent, the device width ratios were adjusted to generate an oﬀset of ±VREF2
instead of ±VREF4 . The reference voltages used in the feedback circuit were also diﬀerent. The new values
wereVinP_rep = Vincm +
VREF
4 = 1.625V and VinM_rep = Vincm − VREF4 = 1.475V . This yields VinP_rep −
VinM_rep = 1.625V − 1.475V = 0.25V . The 2-bit ﬂash preampliﬁer circuit is shown in Figure 7.1.
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Figure 7.1: +1 Preampliﬁer for 2-bit Flash
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The VREF2 oﬀset can be seen in the simulation results shown in Figure 7.2.
Figure 7.2: DC Analysis of +1 Preampliﬁer for 2-bit Flash
7.1.2 Preampliﬁer: 0
The zero preampliﬁer compares the two inputs directly. Since no oﬀset was needed, the devices in the common
source ampliﬁers and the diﬀerential pair were matched. The reference voltage inputs to the feedback circuit
were shorted together since desired threshold voltage is 0V . The feedback circuit was also modiﬁed to have
an external current bias in the replica circuit because it was found that without an external current source,
the circuit would stabilize at a current value that did not generate a suﬃciently high output common mode
to turn on the input transistors of the analog latch. Figure 7.3 shows the 0 preampliﬁer circuit.
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Figure 7.3: 0 Preampliﬁer for 2-bit Flash
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The zero oﬀset can be seen in Figure 7.4.
Figure 7.4: DC Analysis of 0 Preampliﬁer for 2-bit Flash
7.1.3 Complete Comparators
The redesigned preampliﬁers were combined with the analog latch used in the sub-ADC as shown in 6.3.
Symbols were generated for the +1, 0 and -1 comparators and are shown in Figure 7.5.
(a) +1 Comparator (b) -1 Comparator
(c) 0 Comparator
Figure 7.5: 2-bit Flash ADC Comparator Symbols
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7.2 Complete 2-bit Flash
The comparators and D-ﬂip-ﬂops were combined to create the 2-bit ﬂash. The schematic and symbol are
shown in Figure 7.6.
(a) 2-bit Flash Schematic
(b) 2-bit Flash Symbol
Figure 7.6: 2-bit Flash
57
Chapter 8
Bias Current Source
8.1 Introduction
The residue ampliﬁer for each stage needs diﬀerent supply currents. A current bias source was designed to
supply these currents to the residue ampliﬁers on the chip using only one oﬀ-chip current source.
8.2 Design
The bias current source was implemented with cascoded PMOS and NMOS transistors. The design consists
of the main source and several cascoded MOSFETs that mirror the main source to achieve the desired
currents. Figure 8.1presents the complete design of the bias current source.
Figure 8.1: Bias Current Source
As shown in the Figure 8.1, the resistor is not part of the actual chip design of the bias current source.
This resistor is oﬀ the chip and is connected to the power supply, VDD = 1.8V to generate the required
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current. The other side of the resistor is wired to the main source in the chip. The resistor value was chosen
to be 70kΩ in order to obtain 15µA ﬂowing through the main source. The rest of the cascoded mirrors were
implemented to achieve the desired supply current for the residue ampliﬁer at diﬀerent stages. The Table
8.1 shows the corresponding W/Ls and currents that the bias current source provides.
Table 8.1: Bias Current Source Currents
8.3 Simulation
In order to verify the bias current source is supplying all the correct currents, it was tested with the residue
ampliﬁer. As a result, it was observed that the residue ampliﬁer supplied with the bias current source
provides the correct gain, output common mode voltage, and bandwidth.
8.4 Layout
The layout for the bias circuit was designed by dividing each device in half. The layout for half of the bias
was completed and then connected in parallel with a mirrored second half. This division and symmetry
reduces mismatch without requiring the complexity of a centroided layout.
59
Chapter 9
Timing Design
9.1 Introduction
The timing controls all of the switch in the switches capacitor circuit as well as the comparator. In future
implementations of this design, the timing with be implemented on the FPGA that will control the digital
calibration. In order to design the timing for this circuit without the FPGA, both external sources and
internal combinational logic were used. There are eighteen timing signals needed, but the number of external
sources is limited to three because of a limited number of input pins. These eighteen timing signals can be
seen below in Figure 9.1.
Figure 9.1: Timing Diagram
9.2 Design
The signals that were chosen to be externally feed into the ADC are Φ1 ODD, Φ1 EVEN, and Latch_Enable
ODD. The design of the circuit to create the timing signals was simpliﬁed by the two phases and even and
odd stages. Many of the signals are the same, such as Φ2 ODD, Reset_Dout ODD, and Φ1 EVEN.
In Figure 9.2, the outputs on the right of the circuit are all the timing of the switch capacitor circuit.
These signals are all some variation of Φ1 odd and even. The design of Φ1A is important to the correct
operation of the switched capacitor array. This signal is important in eliminating charge injection and it
needs to start before and end before Φ1. This is done by using a NAND gate connected to the input and a
delayed version of the input. The delayed input becomes the advanced signal and the output of the NAND
gate is now Φ1B and can be inverted to get Φ1. The simulation of the switch capacitor timing is shown
below in Figure 9.3. The 144x output buﬀer was chosen based on the size of the MOSFET that each signal
is driving. This buﬀer size oﬀered the best rise time for both NMOS and PMOS switches.
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Figure 9.2: Timing Schematic
Figure 9.3: Switch Capacitor Timing
The circuit shown the center of Figure 9.2generates the comparator timing. Because the comparator
requires three signals that are separated by about one nanosecond, this is done with buﬀers that were sized
to create the needed delay. The schematic shows separate signals driving each but because of the 25nS pulse
width, the signal can be inverted to generate the even stage. Figure 9.4shows the generated comparator
timing signal and also includes Φ1, and Φ2 for a reference.
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Figure 9.4: Comparator Timing
The timing circuit was combined into two separate timing blocks, switch capacitor timing and comparator
timing. These are separate due to scaling only being applied to the switch capacitor and residue ampliﬁer
and not the comparator.
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(a) Comparator
(b) Switch Capacitor
Figure 9.5: Timing Blocks
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Chapter 10
Results and Conclusions
The blocks from each sub-system, described in the design sections, were combined in a full system to
characterize the ADC performance. In order to measure the ADCs performance, the original design goals
and speciﬁcations were compared to the results of the simulated design. Signal-to-noise ratio and ﬁgure of
merit were also examined. Also, the results of the correction algorithm is simulated using simulation data
in MATLAB.
10.1 Full Circuit Simulations
A schematic representation of each block connected as a full stage is shown below in Figure 10.1.
A pipeline ADC can be evaluated based on its stage to stage transfer function, or residue plot. The ideal
residue plot for the 1.5 Bit ADC can be seen in the Background section, 2, in Figure 4.8. In order to ensure
correct operation for all of the stages, the residue plot from each of the ten simulated stages was included
in Figure 10.2. In this ﬁgure, each stage is represented by a diﬀerent color. It can be seen that there is no
stage to stage variation. The simulation has data from 195 conversions over 10us, using an input waveform
that is sweep from −0.6V to +0.6V . The residue plot also shows the non-linearity from the residue ampliﬁer
towards the limits of the input range.
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Figure 10.2: Full System Residue
The waveforms used to generate this residue plots experienced the eﬀects of charge injection. This
charge injection can be seen in 10.3. This charge injection increases around the decision levels ±VREF /4,
or ±0.125V . This means that the charge injection is dependent on the decision and the voltage across the
sampling capacitor. The eﬀects of this charge injection are not noticeable in the residue plot.
Figure 10.3: Stage One Residue Plot Input and Output
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10.2 Power
One goal of this work was to design an ADC with low power consumption. Several techniques were employed
to help reduce the power requirement including not using a separate input sample and hold circuit, non-
linear residue stage and scaling the size of the stages. The scaled portion of the design, the switch capacitor
array and diﬀerential pair, together drew about 1mA in the smallest stage. The comparator, which was not
scaled, drew 1.36mA. If we multiply our scaled current by 8 + 4 + 2 + 1 + 1 + 1 + 1 + 1 + 1 + 1 = 21 and
the comparator current by 10 stages, and that total by the supply voltage of 1.8V the power of 62mW is
found. This value is an estimate for the total power because it does not include reference voltage currents
and it multiplies the diﬀerential pair current by more than is should due to not having identical scaling to
the switch capacitor circuit.
P = IV
Ptotal = (21 · 1mA+ 10 · 1.36mA)1.8V = 62mW (10.1)
This power is higher than the goal power of 1mW. Future work will help reduce this power consumption.
10.3 Correction
In order to correct the non-linearities caused by the open loop residue ampliﬁer, a correction algorithm
was implemented using a look-up table (LUT). In this work, the algorithm was implemented in MATLAB
using the simulated results. This correction will, in future work, be implemented on an FPGA in digital
hardware. The correction algorithm uses the comparator decisions and the LUT created based on the residue
characteristic to determine the original input. The data from the full system residue plot in Figure 10.2 was
interpolated to create three LUTs with 26 data points, each for each comparator decision. For the digital
hardware implementation, a smaller amount of points may need to be used to conserve memory in the FPGA.
The inverse LUT is shown in Figure 10.4.
Figure 10.4: Inverse Look-Up Table
If a stage of the pipeline ADC is modeled as a function, [19]
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VRESIDUE = f(
VIN
VREF
, D) (10.2)
The output of the ADC then becomes,
x = f(f(f(VIN , D1), D2), D3) (10.3)
In correction, the inverse function is used to compute the input,
x = f−1(D1, f−1(D2, f−1(D3, VRESIDUE))) (10.4)
The ﬁnal result from the simulation and implementation of the correction algorithm is shown in Figure
10.6. The dashed, green waveform of the uncorrected data shows two main non-linearities that are caused
by the residue ampliﬁer and by the charge injection. Once the correction is done using the inverse LUT,
the output code is corrected and the non-linearities were eliminated. To quantify the improvement in non-
linearity, a plot of the LSB diﬀerence from a linear line with the same slope was done for both the corrected
and uncorrected output, see Figure 10.5. The uncorrected non-linearity is ±10LSBs and the correction
improves this by a factor of ﬁve to ±2LSBs. When ﬁrst analyzing the data, it was found that there were
decisions out of the range on the LUT. This is due to imperfect centering at the decision levels ±0.125V and
not enough overlapping of the decisions. This was corrected by extrapolating further into the zero decision,
both from the plus and minus decision. This extrapolation may be to blame for the large peaks of the
corrected non-linearity near the decisions levels.
When comparing the corrected and the uncorrected output codes, the nonlinearities from the residue
ampliﬁer are clearly corrected. Both the corrected and uncorrected output codes show deviation from the
original input form. At the lower values, the output code is perfectly aligned with the input waveform;
however, as the output voltage increases, the deviation also increases. The simulation that generated these
results ramped the input up over time. The results seem to imply that as time progresses, the output code
gets further and further from the actual input. This means that there is something slowly decreasing the
overall output value. This may be caused by a problem with the reset switching that causes values from
previous conversions to carry into the next conversion. This could also possibly be due to gain
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(a) Uncorrected
(b) Corrected
Figure 10.5: Non-linearity Comparison
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Figure 10.6: Compared Output Code
10.4 Signal-to-Noise Ratio and Figure of Merit
The signal-to-noise ratio (SNR) is the ratio of the input voltage to the noise. The design decision to reduce
the diﬀerential signal swing from 1V to 0.5V reduces the SNR of the ADC. As discussed in the design sections
for the switched capacitor network, 4.2, and the residue ampliﬁer, 5.4, the noise of the circuit for the largest
stage is 90µV for the switched capacitor circuit and 245µV for the residue ampliﬁer. The total noise was
335µV . The SNR was calculated as follows:
SNR =
µ
σ
= 20log(
352mV
335uV
) = 60.4dB (10.5)
SNRIDEAL = 6.02N + 1.76dB = 74dB (10.6)
The resulting SNR, 60.4dB, is lower than the ideal value of 74dB for a 12-Bit ADC. This lower SNR
decreases the eﬀective number of bits (ENOB) and aﬀects the Figure of Merit (FOM). The computations
for the ENOB and FOM are shown below.
ENOB =
SNR− 1.76
6.02
= 9.74Bits (10.7)
FOM =
Power
(2N )(fs)
=
62mW
29.74 × 20MHz = 3.63pJ/step (10.8)
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The Figure of Merit chart in Figure 10.7 shows the design in this work compared to other pipeline ADCs.
Despite not meeting some design goals, this design is competitive with similar ADCs. Recommendations on
how to improve these speciﬁcations will be discussed in the Future Work section.
Figure 10.7: Figure of Merit
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Chapter 11
Future Work
In this work, the schematic design and simulation of the sub-blocks and full circuit of a 12-bit pipeline
ADC were completed. Layout and extracted simulations for several of the sub-blocks were also completed,
however, several blocks still remain for which layout needs to be completed. Future work would complete the
layout of these remaining blocks of the design. The overall ﬂoorplan, tape-out of the design and extracted
simulations would also need to be completed before fabrication of the ADC. The completed chip will then
need to be tested and characterized with the use of a printed circuit board that will need to be designed and
fabricated. Some revisions will also need to be made to the design before fabrication. It is recommended
that in the process of making these changes and in future ADC designs that behavioral simulations in SPICE
or MATLAB be implemented early in the design process to help identify potential problems earlier in the
design process.
11.1 Reduction of Power Consumption
The power consumption of the design described in this report is 62mW, much higher than the target power
of 1mW. Because the comparator is the sub-block that consumes the most power currently, a redesign of
portions of this circuit could help reduce power consumption. The preampliﬁer could be redesigned to require
less current. Lowering the current used in the preampliﬁer would require the mismatch in the devices to be
larger.
11.2 Improving SNR and ENOB
The signal-to-noise ratio of the design could be reduced in future work. The SNR of the ADC depends
primarily on the noise from the switched capacitor array and the residue ampliﬁer. To reduce the noise,
the main diﬀerential pair in the residue ampliﬁer could be modiﬁed so that the devices in the ampliﬁer are
larger, as discussed in the design section of the residue ampliﬁer. The size of the capacitors in the switched
capacitor network could also be increased to reduce noise; the capacitors would need to be sized for both
the desired noise and the desired speed.
11.3 Continuing Correction and Calibration Implementation
This work includes an implementation of the correction algorithm in MATLAB. The results of this imple-
mentation show a discrepancy between the original input values and the corrected values, described in the
Results section of this report. The cause of this diﬀerence will need to be investigated in future work. One
possible cause could be a problem in the reset switching and charge injection that results in information
being carried between conversions. In future work this calibration would also be implemented in digital
hardware, such as on an FPGA.
This work includes the design of a single ADC as the split-ADC calibration technique was not fully
implemented and tested. Future work towards implementing a pipeline ADC with a split-ADC architecture
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would include the fabrication of the single ADC described in this work and test the calibration with a
simulated ideal second ADC. Eventually, a second ADC with a diﬀerent residue characteristic would be
designed for the complete implementation of the pipeline ADC with a split-ADC architecture.
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Appendix A
MATLAB Correction Code
1 %% Correction
2
3 %% Get data from csv file
4 data = csvread('ALLFINAL.csv' );
5
6 %% Place different columns of the csv files into seperate arrays
7 time = data (:,1);
8 Vin = data (:,5);
9 Vdd_current = data (:,2);
10 Vdd_compcurrent = data (:,4);
11 Vdd_stage1current = data (:,3);
12
13 %% data 6-28 are digital outputs even being the plus and odd are minus
14 outp1 = data (:,6);
15 outm1 = data (:,7);
16 outp2 = data (:,8);
17 outm2 = data (:,9);
18 outp3 = data (: ,10);
19 outm3 = data (: ,11);
20 outp4 = data (: ,12);
21 outm4 = data (: ,13);
22 outp5 = data (: ,14);
23 outm5 = data (: ,15);
24 outp6 = data (: ,16);
25 outm6 = data (: ,17);
26 outp7 = data (: ,18);
27 outm7 = data (: ,19);
28 outp8 = data (: ,20);
29 outm8 = data (: ,21);
30 outp9 = data (: ,22);
31 outm9 = data (: ,23);
32 outp10 = data (:,24);
33 outm10 = data (:,25);
34 out2bitp1 = data (: ,26);
35 out2bit0 = data (: ,27);
36 out2bitm1 = data (: ,28);
37
38 %% sort output values(one value per decision)
39 %% every 25nS. start each stage at 25 points later.
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40 Outp1 = outp1 (25:50:10000);
41 Outm1 = outm1 (25:50:10000);
42 Out1 = zeros (200 ,1);
43
44 %% use function called digital to change close to zero=zero
45 %% and close to 1.8 = 1
46 %% Then look at outp and outm and transfer to single -1,0,or +1
47 for j=1:195
48 Outp1(j) = digital(Outp1(j));
49 Outm1(j) = digital(Outm1(j));
50 if ((Outp1(j)==0) &&( Outm1(j)==0))
51 Out1(j) = 0; % 01
52 elseif (( Outp1(j)==0) && (Outm1(j)==1))
53 Out1(j) = -1; % 00
54 elseif (( Outp1(j)==1) && (Outm1(j)==0))
55 Out1(j) = 1; % 10
56 else
57 Out1(j) = 3; % error
58 end
59
60 end
61 %% repeat for all stages.
62 Outp2 = outp2 (50:50:10000);
63 Outm2 = outm2 (50:50:10000);
64 Out2 = zeros (200 ,1);
65 for j=1:195
66 Outp2(j) = digital(Outp2(j));
67 Outm2(j) = digital(Outm2(j));
68 if ((Outp2(j)==0) &&( Outm2(j)==0))
69 Out2(j) = 0; % 01
70 elseif (( Outp2(j)==0) && (Outm2(j)==1))
71 Out2(j) = -1; % 00
72 elseif (( Outp2(j)==1) && (Outm2(j)==0))
73 Out2(j) = 1; % 10
74 else
75 Out2(j) = 3; % error
76 end
77
78 end
79
80 Outp3 = outp3 (75:50:10000);
81 Outm3 = outm3 (75:50:10000);
82 Out3 = zeros (200 ,1);
83 for j=1:195
84 Outp3(j) = digital(Outp3(j));
85 Outm3(j) = digital(Outm3(j));
86 if ((Outp3(j)==0) &&( Outm3(j)==0))
87 Out3(j) = 0; % 01
88 elseif (( Outp3(j)==0) && (Outm3(j)==1))
89 Out3(j) = -1; % 00
90 elseif (( Outp3(j)==1) && (Outm3(j)==0))
91 Out3(j) = 1; % 10
92 else
93 Out3(j) = 3; % error
75
94 end
95
96 end
97
98 Outp4 = outp4 (100:50:10000);
99 Outm4 = outm4 (100:50:10000);
100 Out4 = zeros (200 ,1);
101 for j=1:195
102 Outp4(j) = digital(Outp4(j));
103 Outm4(j) = digital(Outm4(j));
104 if ((Outp4(j)==0) &&( Outm4(j)==0))
105 Out4(j) = 0; % 01
106 elseif (( Outp4(j)==0) && (Outm4(j)==1))
107 Out4(j) = -1; % 00
108 elseif (( Outp4(j)==1) && (Outm4(j)==0))
109 Out4(j) = 1; % 10
110 else
111 Out4(j) = 3; % error
112 end
113
114 end
115
116 Outp5 = outp5 (125:50:10000);
117 Outm5 = outm5 (125:50:10000);
118 Out5 = zeros (200 ,1);
119 for j=1:195
120 Outp5(j) = digital(Outp5(j));
121 Outm5(j) = digital(Outm5(j));
122 if ((Outp5(j)==0) &&( Outm5(j)==0))
123 Out5(j) = 0; % 01
124 elseif (( Outp5(j)==0) && (Outm5(j)==1))
125 Out5(j) = -1; % 00
126 elseif (( Outp5(j)==1) && (Outm5(j)==0))
127 Out5(j) = 1; % 10
128 else
129 Out5(j) = 3; % error
130 end
131
132 end
133
134 Outp6 = outp6 (150:50:10000);
135 Outm6 = outm6 (150:50:10000);
136 Out6 = zeros (200 ,1);
137 for j=1:195
138 Outp6(j) = digital(Outp6(j));
139 Outm6(j) = digital(Outm6(j));
140 if ((Outp6(j)==0) &&( Outm6(j)==0))
141 Out6(j) = 0; % 01
142 elseif (( Outp6(j)==0) && (Outm6(j)==1))
143 Out6(j) = -1; % 00
144 elseif (( Outp6(j)==1) && (Outm6(j)==0))
145 Out6(j) = 1; % 10
146 else
147 Out6(j) = 3; % error
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148 end
149
150 end
151
152 Outp7 = outp7 (175:50:10000);
153 Outm7 = outm7 (175:50:10000);
154 Out7 = zeros (200 ,1);
155 for j=1:195
156 Outp7(j) = digital(Outp7(j));
157 Outm7(j) = digital(Outm7(j));
158 if ((Outp7(j)==0) &&( Outm7(j)==0))
159 Out7(j) = 0; % 01
160 elseif (( Outp7(j)==0) && (Outm7(j)==1))
161 Out7(j) = -1; % 00
162 elseif (( Outp7(j)==1) && (Outm7(j)==0))
163 Out7(j) = 1; % 10
164 else
165 Out7(j) = 3; % error
166 end
167
168 end
169
170 Outp8 = outp8 (200:50:10000);
171 Outm8 = outm8 (200:50:10000);
172 Out8 = zeros (200 ,1);
173 for j=1:195
174 Outp8(j) = digital(Outp8(j));
175 Outm8(j) = digital(Outm8(j));
176 if ((Outp8(j)==0) &&( Outm8(j)==0))
177 Out8(j) = 0; % 01
178 elseif (( Outp8(j)==0) && (Outm8(j)==1))
179 Out8(j) = -1; % 00
180 elseif (( Outp8(j)==1) && (Outm8(j)==0))
181 Out8(j) = 1; % 10
182 else
183 Out8(j) = 3; % error
184 end
185
186 end
187
188 Outp9 = outp9 (225:50:10000);
189 Outm9 = outm9 (225:50:10000);
190 Out9 = zeros (200 ,1);
191 for j=1:195
192 Outp9(j) = digital(Outp9(j));
193 Outm9(j) = digital(Outm9(j));
194 if ((Outp9(j)==0) &&( Outm9(j)==0))
195 Out9(j) = 0; % 01
196 elseif (( Outp9(j)==0) && (Outm9(j)==1))
197 Out9(j) = -1; % 00
198 elseif (( Outp9(j)==1) && (Outm9(j)==0))
199 Out9(j) = 1; % 10
200 else
201 Out9(j) = 3; % error
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202 end
203
204 end
205
206 Outp10 = outp10 (250:50:10000);
207 Outm10 = outm10 (250:50:10000);
208 Out10 = zeros (200 ,1);
209 for j=1:195
210 Outp10(j) = digital(Outp10(j));
211 Outm10(j) = digital(Outm10(j));
212 if (( Outp10(j)==0) &&( Outm10(j)==0))
213 Out10(j) = 0; % 01
214 elseif (( Outp10(j)==0) && (Outm10(j)==1))
215 Out10(j) = -1; % 00
216 elseif (( Outp10(j)==1) && (Outm10(j)==0))
217 Out10(j) = 1; % 10
218 else
219 Out10(j) = 3; % error
220 end
221
222 end
223
224 Out2bitp1 = out2bitp1 (275:50:10000);
225 Out2bit0 = out2bit0 (275:50:10000);
226 Out2bitm1 = out2bitm1 (275:50:10000);
227
228 %%calculate total uncorrected output
229 %%multiply descison by the binary value of that stage
230 %% divide that total by 2^10 -1
231 Total_Out=zeros (195 ,1);
232 Voltage_input = zeros (195 ,1);
233 for k=1:195
234 Total_Out(k)= (2^9)*Out1(k) + (2^8)*Out2(k) + (2^7)*Out3(k) + (2^6)*
Out4(k) + (2^5)*Out5(k) + (2^4)*Out6(k) + (2^3)*Out7(k) + (2^2)*
Out8(k) + (2^1)*Out9(k) + Out10(k);
235 Voltage_input(k) = (( Total_Out(k)/(2^10 -1))*.5); %%take output total
and divide it by the max output , then multiply by 1 to get input
value , but since -.5 to .5, subtract .5V
236 end
237
238 %% data 32-41 are each stages capacitor value data
239 stage1 = data (:,32);
240 stage2 = data (:,33);
241 stage3 = data (:,34);
242 stage4 = data (:,35);
243 stage5 = data (:,36);
244 stage6 = data (:,37);
245 stage7 = data (:,38);
246 stage8 = data (:,39);
247 stage9 = data (:,40);
248 stage10 = data (:,41);
249
250 %% start data at correct spot for each stage , parse data
251 Stage1 = stage1 (24:50:9950);
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252 Stage2 = stage2 (49:50:9950);
253 Stage3 = stage3 (74:50:10000);
254 Stage4 = stage4 (99:50:10000);
255 Stage45 = stage4 (99:50:9950);
256 Stage5 = stage5 (124:50:10000);
257 Stage6 = stage6 (149:50:10000);
258 Stage67 = stage6 (149:50:9950);
259 Stage7 = stage7 (174:50:10000);
260 Stage8 = stage8 (199:50:10000);
261 Stage89= stage8 (199:50:9950);
262 Stage9 = stage9 (224:50:10000);
263 Stage10 = stage10 (249:50:10000);
264
265 %%make look up table of full residue plot
266 %%First make one for each decision
267 %% create xvalues for the LUT
268 LUT_InM = ( -0.55:.425/(2^6) : -0.125) ';
269 LUT_In0 = ( -.1401:.2792/(2^6) :0.1391) ';
270 LUT_InP = (0.121:.429/(2^6) :0.55) ';
271 LUT_IN = vertcat( LUT_InM , LUT_In0 , LUT_InP);
272 %% taking just the first stage doesnt give enough data at the decisions to
273 %% make a clear look up table. So concatenate stages ...
274 STAGES_IN = vertcat(Stage1 ,Stage2 ,Stage3 ,Stage45 ,Stage5 ,Stage67 ,Stage7 ,
Stage89 ,Stage9);
275 STAGES_OUT = vertcat(Stage2 ,Stage3 ,Stage4 ,Stage5 ,Stage6 ,Stage7 ,Stage8 ,
Stage9 ,Stage10);
276 [STAGES_INU ,index ,bb] = unique(STAGES_IN);
277 STAGES_OUTU = STAGES_OUT(index);
278 STAGES_ALL = [STAGES_INU , STAGES_OUTU ];
279
280 %%painfully seperating the different decisions due to overlapp
281 Minus1_IN = STAGES_INU (1:471);
282 Minus1_IN ([469 ,467 ,466 ,461 ,458 ,455 ,454 ,449 ,448]) =[];
283 Minus1_IN (463)= -.125;
284 Minus1_OUT = STAGES_OUTU (1:471);
285 Minus1_OUT ([469 ,467 ,466 ,461 ,458 ,455 ,454 ,449 ,448]) =[];
286 Minus1_OUT (463) = .26;
287 Zero_IN = STAGES_INU (448:1210);
288 Zero_IN
([3 ,4 ,5 ,6 ,9 ,10 ,12 ,13 ,15 ,16 ,17 ,18 ,21 ,23 ,24 ,747 ,748 ,752 ,755 ,756 ,758 ,759 ,761 ,762])
=[];
289 Zero_OUT = STAGES_OUTU (448:1210);
290 Zero_OUT
([3 ,4 ,5 ,6 ,9 ,10 ,12 ,13 ,15 ,16 ,17 ,18 ,21 ,23 ,24 ,747 ,748 ,752 ,755 ,756 ,758 ,759 ,761 ,762])
=[];
291 Plus1_IN = STAGES_INU (1194: 1663);
292 Plus1_IN ([3,4,5,7,8,11,14,17]) =[];
293 Plus1_IN (1) =.121;
294 Plus1_OUT = STAGES_OUTU (1194: 1663);
295 Plus1_OUT ([3,4,5,7,8,11,14,17]) =[];
296 Plus1_OUT (1) =-.26;
297
298 %% inpterperate different decisions LUT over specified range
299 LUT_Minus1 = interp1(Minus1_IN , Minus1_OUT , LUT_InM , 'linear ');
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300 LUT_Zero = interp1(Zero_IN , Zero_OUT , LUT_In0 , 'linear ');
301 LUT_Plus1 = interp1(Plus1_IN , Plus1_OUT , LUT_InP , 'linear ');
302 LUT_ALL = vertcat(LUT_Minus1 , LUT_Zero , LUT_Plus1);
303
304 %%create blank arrays to fill with residue value for correction
305 Residue10 = zeros (195 ,1);
306 Residue9 = zeros (195 ,1);
307 Residue8 = zeros (195 ,1);
308 Residue7 = zeros (195 ,1);
309 Residue6 = zeros (195 ,1);
310 Residue5 = zeros (195 ,1);
311 Residue4 = zeros (195 ,1);
312 Residue3 = zeros (195 ,1);
313 Residue2 = zeros (195 ,1);
314 Residue1 = zeros (195 ,1);
315 Residue0 = zeros (195 ,1);
316 Residue10 (195) =0;
317
318 %%determine which decisions were made ( OUT values aboves)
319 %%pick the residue
320 %%use the last stage with 2-bit flash or guess 0
321 %%guess residue =0 -> that plus the decsion -> residue of prior stage
322 %%use residue -> repeat
323 for Conv =195: -1:1
324 if (Out10(Conv)==-1)
325 Residue9(Conv) = interp1( LUT_Minus1 ,LUT_InM , Residue10(Conv), '
linear ');
326 elseif (Out10(Conv)==0)
327 Residue9(Conv) = interp1( LUT_Zero , LUT_In0 , Residue10(Conv), '
linear ');
328 elseif(Out10(Conv) == 1)
329 Residue9(Conv) = interp1( LUT_Plus1 , LUT_InP ,Residue10(Conv), '
linear ');
330 end
331
332 if (Out9(Conv)==-1)
333 Residue8(Conv) = interp1( LUT_Minus1 , LUT_InM , Residue9(Conv), '
linear ');
334 elseif (Out9(Conv)==0)
335 Residue8(Conv) = interp1( LUT_Zero , LUT_In0 , Residue9(Conv), '
linear ');
336 elseif(Out9(Conv) == 1)
337 Residue8(Conv) = interp1(LUT_Plus1 , LUT_InP , Residue9(Conv), '
linear ');
338 end
339
340 if (Out8(Conv)==-1)
341 Residue7(Conv) = interp1(LUT_Minus1 ,LUT_InM , Residue8(Conv), '
linear ');
342 elseif (Out8(Conv)==0)
343 Residue7(Conv) = interp1( LUT_Zero ,LUT_In0 , Residue8(Conv), '
linear ');
344 elseif(Out8(Conv) == 1)
345 Residue7(Conv) = interp1( LUT_Plus1 , LUT_InP ,Residue8(Conv), '
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linear ');
346 end
347
348 if (Out7(Conv)==-1)
349 Residue6(Conv) = interp1( LUT_Minus1 ,LUT_InM , Residue7(Conv), '
linear ');
350 elseif (Out7(Conv)==0)
351 Residue6(Conv) = interp1( LUT_Zero ,LUT_In0 , Residue7(Conv), '
linear ');
352 elseif(Out7(Conv) == 1)
353 Residue6(Conv) = interp1( LUT_Plus1 , LUT_InP ,Residue7(Conv), '
linear ');
354 end
355
356 if (Out6(Conv)==-1)
357 Residue5(Conv) = interp1( LUT_Minus1 , LUT_InM ,Residue6(Conv), '
linear ');
358 elseif (Out6(Conv)==0)
359 Residue5(Conv) = interp1( LUT_Zero ,LUT_In0 , Residue6(Conv), '
linear ');
360 elseif(Out6(Conv) == 1)
361 Residue5(Conv) = interp1( LUT_Plus1 ,LUT_InP , Residue6(Conv), '
linear ');
362 end
363
364 if (Out5(Conv)==-1)
365 Residue4(Conv) = interp1( LUT_Minus1 ,LUT_InM , Residue5(Conv), '
linear ');
366 elseif (Out5(Conv)==0)
367 Residue4(Conv) = interp1( LUT_Zero , LUT_In0 ,Residue5(Conv), '
linear ');
368 elseif(Out5(Conv) == 1)
369 Residue4(Conv) = interp1( LUT_Plus1 ,LUT_InP , Residue5(Conv), '
linear ');
370 end
371
372 if (Out4(Conv)==-1)
373 Residue3(Conv) = interp1(LUT_Minus1 , LUT_InM , Residue4(Conv), '
linear ');
374 elseif (Out4(Conv)==0)
375 Residue3(Conv) = interp1( LUT_Zero , LUT_In0 ,Residue4(Conv), '
linear ');
376 elseif(Out4(Conv) == 1)
377 Residue3(Conv) = interp1( LUT_Plus1 , LUT_InP ,Residue4(Conv), '
linear ');
378 end
379
380 if (Out3(Conv)==-1)
381 Residue2(Conv) = interp1( LUT_Minus1 , LUT_InM ,Residue3(Conv), '
linear ');
382 elseif (Out3(Conv)==0)
383 Residue2(Conv) = interp1(LUT_Zero , LUT_In0 , Residue3(Conv), '
linear ');
384 elseif(Out3(Conv) == 1)
81
385 Residue2(Conv) = interp1( LUT_Plus1 ,LUT_InP , Residue3(Conv), '
linear ');
386 end
387
388 if (Out2(Conv)==-1)
389 Residue1(Conv) = interp1(LUT_Minus1 , LUT_InM ,Residue2(Conv), '
linear ');
390 elseif (Out2(Conv)==0)
391 Residue1(Conv) = interp1( LUT_Zero , LUT_In0 ,Residue2(Conv), '
linear ');
392 elseif(Out2(Conv) == 1)
393 Residue1(Conv) = interp1( LUT_Plus1 , LUT_InP ,Residue2(Conv), '
linear ');
394 end
395
396 if (Out1(Conv)==-1)
397 Residue0(Conv) = interp1( LUT_Minus1 ,LUT_InM , Residue1(Conv), '
linear ');
398 elseif (Out1(Conv)==0)
399 Residue0(Conv) = interp1( LUT_Zero ,LUT_In0 , Residue1(Conv), '
linear ');
400 elseif(Out1(Conv) == 1)
401 Residue0(Conv) = interp1( LUT_Plus1 ,LUT_InP , Residue1(Conv), '
linear ');
402 end
403 end
404
405
406 %%variables for plotting
407 Min = 10;
408 Max = 180;
409 tforresults= .05E -6:10E -6/195:10E-6;
410 TIME = 1E-9:1E -9:10E-6;
411 VIN = interp1(TIME , Vin , tforresults , 'linear ');
412 Residue0error = Residue0(Min :1: Max);
413 timefliped = tforresults (:);
414 timefliped = timefliped(Min :1: Max);
415 uncorrected = Voltage_input(Min:1:Max);
416
417 Code = VIN(Min :1: Max)./(.5/2^10);
418
419 %%error
420 [p,s] = polyfit(timefliped , Residue0error ,1);
421 bestfit = polyval(p,timefliped);
422 figure (5)
423 plot(timefliped ,bestfit)
424 errorcorrected = (bestfit -Residue0error)./(.5/2^10);
425 erroruncorrected = (bestfit -uncorrected)./(.5/2^10);
426
427
428 figure (6)
429 plot(Code ,errorcorrected)
430 grid on
431 axis ([-800 800 -3 3])
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432 xlabel('Output Code')
433 ylabel('LSB')
434 title('Corrected Non -Linearity ')
435
436 figure (7)
437 plot(Code ,erroruncorrected)
438 grid on
439 axis ([-800 800 -15 15])
440 xlabel('Output Code')
441 ylabel('LSB')
442 title('Uncorrected Non -Linearity ')
443
444 %% compared outputs to input
445 figure (1)
446 plot(tforresults ,Residue0 ,tforresults , Voltage_input , tforresults , VIN)
447 grid on
448 axis ([0 1E-5 -.5 .5])
449 xlabel('Time')
450 ylabel('Voltage ')
451 title ('Output Code Comparison ')
452
453 %%LUT
454 figure (2)
455 plot( LUT_IN , LUT_ALL , '.');
456 grid on
457 axis ([-.5 .5 -.5 .5])
458 xlabel('Vin')
459 ylabel('Vout')
460 title('Look -Up Table')
461
462 %%inverse LUT
463 figure (3)
464 plot(LUT_ALL , LUT_IN , '.')
465 grid on
466 axis ([-.5 .5 -.5 .5])
467 xlabel('Vout')
468 ylabel('Vin')
469 title('Inverse Look -Up Table')
470
471 %%Full Residue
472 figure (4)
473 plot(Stage1 , Stage2 , '.', Stage2 , Stage3 , '.',Stage3 , Stage4 , '.', Stage45
, Stage5 , '.', Stage5 , Stage6 , '.',Stage67 , Stage7 , '.',Stage7 , Stage8 ,
'.',Stage89 , Stage9 , '.', Stage9 , Stage10 , '.' )
474 xlabel('Vin')
475 ylabel('Vout')
476 axis ([-.5 .5 -.5 .5])
477 title('Multiple Stage Residue Plot')
478 grid on
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